The purpose of this study is to investigate the effects of electrical stress on the 1= f noise behavior in n-channel metal-oxidesemiconductor transistors with ultrathin gate oxides. Even under a weak electrical stress, the drain current noise (S id ) of the device with a 1.4-nm-thick oxide was found to increase abruptly beyond a certain critical gate bias. This deteriorated noise property was proven to be from simultaneous increases in gate current noise (S ig ) and the correlation between S id and S ig , which were directly related to oxide trap generation and gate/drain current (I g =I d ) ratio, respectively. Meanwhile, the increase in S id in the device with a 2.3-nm-thick oxide after stress, with a comparable transconductance degradation, was relatively insignificant because of the device's smaller I g =I d ratio, even if the measured S ig was comparable to that of the thinner oxide device. Consequently, the 1= f noise degradation could be much more significant than the accompanying DC characteristic degradations in the thin gate oxide below 1.5 nm.
Introduction
Reliability issues in scaled metal-oxide-semiconductor field-effect-transistor (MOSFET) devices have been traditionally focused on gate oxide breakdowns (soft and hard) and subsequent DC characteristic (threshold voltage and mobility/transconductance) deteriorations. [1] [2] [3] [4] Recently, 1= f noise (sometimes called as flicker noise, low frequency noise, or pink noise), which is up-converted to troublesome jitter and phase noises in RF and mixed-mode circuits, has become an inevitable design argument, particularly for small dimension devices, because the noise level in MOSFETs is higher than that in bipolar devices, and is inversely proportional to device area. [4] [5] [6] Additionally, as the gate oxide becomes thinner, drain current noise (S id ) is supposed to increase further because of the enhanced correlation between gate current noise (S ig ) and S id (a larger degree of correlation between S ig and S id means that S ig contributes more to S id ). 7) The correlation is induced by the increased gate conductance in ultrathin gate oxides, which makes it possible to regard MOSFET as a resistance-capacitance (RC) distributed network. 7) In detail, Weir et al. reported that fluctuations in gate current cause noise at the gate electrode, and then the noise across the gate oxide induces a drain current fluctuation proportional to the transconductance (g m ) of the device.
8) The gate current can couple more directly into the channel, as small-signal gate-to-drain and gate-to-source resistances decrease more (i.e., larger gate current). The drain current fluctuation can also couple from gate leakage paths through the underlying channel in series. Some electrons departing from the source can flow to the gate through specific paths in the gate oxide, and then some of them may flow back to the channel region, generating the drain current fluctuation. Consequently, the gate leakage paths will induce drain current fluctuation via gate potential fluctuation and/or direct coupling with the underlying channel. Based on the gate leakage model with a sourcedrain partition and partition noise theory, the correlation between noise sources has been intensively investigated in several papers. [9] [10] [11] [12] Because gate leakage (J g ) level increases sharply when the gate oxide is thinned to sub 1.5 nm (for instance, J g $ 10 À4 A/cm 2 for 2.3-nm-thick oxide and J g $ 10 1 A/cm 2 for 1.5-nm-thick oxide at a gate voltage of 1 V 13) ), S id should be strongly influenced by S ig in the emerging MOS technologies, where sub 1.5-nm-thick gate oxides are typically employed 14, 15) (even though the nitridation of oxides is being used to reduce the gate leakage). Meanwhile, it has been reported that S ig level is determined by gate leakage conduction mechanism. When the conduction in the gate oxide is dominated by ''trap-assisted tunneling'' rather than ''direct tunneling'', S ig tends to increase because of the possible slow relaxation of traps, giving rise to a fluctuating gate tunneling current. 16) In fact, S ig is known to be very sensitive for measuring oxide trap density and reliability.
Therefore, to produce highly reliable integrated circuits using emerging deep submicron MOS technologies, the exact understanding of the 1= f noise behavior including gate leakage and oxide reliability, besides the accompanying DC characteristic deteriorations, should be examined. Nevertheless, the 1= f noise behavior in the MOSFET with a sub 1.5-nm-thick oxide, including the correlation between S id and S ig is rarely reported. In this study, the influence of oxide thickness reduction below 1.5 nm on 1= f noise under electrical stress was investigated experimentally. For this, n-channel MOSFETs with 1.4-and 2.3-nm-thick gate oxides were fabricated, and their DC and noise behaviors before and after electrical stress were compared.
Devices and Experiments
n-Channel MOSFETs with 1.4-and 2.3-nm-thick gate oxides (physical thickness), grown by a high-quality radical oxidation technique described in ref. 17 for 30 s for the thicker oxide device. The corresponding stress voltage was measured to be larger than 3.5 V for both thinner and thicker oxide devices, indicating that they were in ''strong inversion'' during stress. Because constant voltage stressing normally yields a harder breakdown of oxides than constant current stressing, 8) the constant current stress option has been chosen to prevent the possible hard breakdown of oxides. The stress conditions were adjusted to be sufficiently weak so that percentage degradations in the g m of both devices were relatively small and comparable ($ 7%). It was found that the experimental results were repeatable and independent of gate width (i.e., 10 -80 mm).
Figures 1(a) and 1(b) show the transfer characteristics with transconductance plots of the fresh/stressed MOSFETs (width ¼ 80 mm) with thin (1.4 nm) and thick (2.3 nm) gate oxides, respectively. The maximum transconductances of the MOSFETs with thin and thick gate oxides were measured to be 84.3 and 105 mS/mm before electrical stress, while those after electrical stress were 78.9 and 97.7 mS/mm, respectively, which correspond to nearly the same percent transconductance degradations. Meanwhile, the extracted threshold voltages of the MOSFETs with thin and thick gate oxides were 0.169 and 0.109 V, and the shifts in threshold voltage after electrical stresses were 18 and 2 mV, respectively, which can be negligible.
Figure 2 compares gate current (I g ) vs gate overdrive (V gs À V th , where V gs and V th denote gate-source and threshold voltages, respectively) curves of the devices before and after stress at a drain voltage of 0.3 V (with source contact grounded). Compared with the gate leakage current in the thick gate oxide MOSFET before electrical stress, others had relatively higher gate leakage currents. In particular, the gate leakage current of a stressed thick gate oxide was relatively smaller than that of a fresh thin gate oxide even after electrical stress. The detailed analysis of the fabricated thin gate oxide itself and its applicability can be found in some other papers. 17, 18) All 1= f noise measurements were performed on a Cascade pico-probe station, enabling low noise and shielded measurements as shown in Fig. 3 . The necessary drain and gate voltages for proper biasing were supplied by a low noise trans-impedance amplifier (Stanford Research Systems model, SR570) and a semiconductor parameter analyzer (Agilent model, 4156B), respectively. For low noise measurement and cable leakage immunity, some paths of the signal were made by means of a triaxial cable (TRX in Fig. 3 ) rather than a BNC cable. The resulting drain current (I d ) in MOSFETs, including 1= f noise spectrum was amplified and transferred to voltage using SR570, and then voltage fluctuation was analyzed using a dynamic signal analyzer (Agilent model, 35670B). Under some circumstances, to accommodate a relatively higher gate leakage current at the input port, a low-pass filter was omitted. Therefore, some harmonics of the AC power supplier (60 Hz) can be found in this experiment, but it was confirmed that the harmonics did not affect the noise measurements in other frequency ranges except for the harmonic frequencies. All noise measurements were performed at a drain voltage (V ds ) of 0.3 V (linear channel region). Figure 4 shows the comparison of the S id (at 5 Hz) versus drain current (I d ) curves of MOSFETs (width ¼ 80 mm) with 1.4-and 2.3-nm-thick oxides before and after stress. As seen from the figure, the fresh devices generally followed a normal 1= f noise behavior (S id / I d , where a fitting parameter varied between 1.4 -2.1 in both devices), regardless of gate oxide thickness, in a given I d range (approximately, I d < 2:5 mA). In this range, the noise level almost uniformly shifted upward after stress for both samples because of the stress-induced oxide trap generation, enhancing carrier number and correlated mobility fluctuations in the MOSFETs. 19) As I d increased, however, the stressed samples exhibited an abnormal noise behavior such that S id increased suddenly, and the noise increase continued with gate bias increase, even if I d was no longer enhanced. We predicted that the 1= f noise problem in MOSFETs with a reduced oxide thickness should be much more serious than the accompanying DC characteristic degradations as device operation time elapsed. Particularly, this noise behavior after stress seemed much more significant in the thinner oxide device; for instance, it showed a lower critical I d (2.5 mA for the thinner and 4 mA for the thicker oxide devices), as well as a much higher noise level itself. Figures 5(a) and 5(b) show the corresponding S id versus frequency curves of the fresh/stressed MOSFETs with thinner and thicker gate oxides, respectively, operating in various I g =I d conditions (relatively small variations in I d , but large variations in I g caused by different gate biases). In the case of the stressed sample with a thinner gate oxide, S id varied significantly as the bias condition changed.
Results and Discussion
Since 1= f noise in the stressed samples was found to be dominated by gate bias-sensitive factors rather than I d itself, a normalized S id (S id =I d 2 ) was plotted as a function of gate overdrive (V gs À V th ) in Fig. 6 , to independently investigate the gate bias effect on 1= f noise. Apparently, the noise in the fresh MOSFETs did not show a gate bias dependence for V gs À V th > 0:5 V, confirming that these devices generally followed the S id / I d relationship in the given gate bias range (I d level in this range did not change much for all samples, as seen in Fig. 1 ). In contrast, the normalized noise in the stressed samples showed a gate bias dependence in the given gate bias range although the thinner oxide device showed a much stronger dependence. For instance, the normalized noise started to increase at V gs À V th of approximately 0.5 V (or equivalent oxide field of 2.1 MV/cm) for the thinner oxide transistor and at 2.0 V (6.3 MV/cm) for the thicker oxide transistor. This indicates that the stressed sample with a thicker oxide should be free from this problem if a gate overdrive of less than 2.0 V is used. Moreover, the noise level of the stressed sample with a thinner oxide was larger by factors of 10 1 -10 2 . This result emphasizes the significance of gate oxide thickness on 1= f noise in MOSFETs under electrical stress.
To find the origins of the aforementioned noise behavior in stressed MOSFETs, gate current noise (S ig ) was analyzed. This was carried out because I g is sensitive to gate bias, oxide thickness and oxide trap density (N ot ). study before and after stress, respectively, in which S id curves (at 5 Hz) are also included for comparison (note that the system's background noise level was approximately 10 À20 A 2 /Hz). In fresh samples, S ig was generally lower than S id although the S ig of the thinner oxide device increased sharply when V gs À V th > 1:0 V, which was not observed in the case of the thicker oxide. The increase in S ig in the fresh device with a thinner oxide seemed to be related to its higher I g levels, as shown in Fig. 2. 7) Nevertheless, it seemed that S ig could not affect S id for both samples because S ig levels and/or I g =I d ratios were not sufficiently high to contribute to S id . In the case of stressed samples illustrated in Fig. 7(b) , however, the S ig of both devices was greatly increased by factors of 10 3 -10 5 , despite the relatively small DC characteristic degradations ($ 7% of transconductance degradations). Particularly, S ig became comparable to S id in the high gate bias region (V gs À V th > 1:6 V) for the thinner oxide device, and S ig was found to be even larger than S id for the thicker oxide device. These S ig increases due to stress could be explained by variations in both I g and N ot . Because the percent increase in I g due to stress in the thinner oxide device was relatively insignificant, as revealed in Fig. 2 , the device's large S ig increase was considered mainly from the increase in N ot . For the thicker oxide device, on the other hand, the simultaneous increases in N ot and I g seemed responsible for it. The almost identical S id and S ig levels of the thinner oxide device when V gs À V th > 1:6 V suggested that both parameters were highly correlated in this condition, which is attributed to the relatively larger values of I g =I d (i.e., 0.14 -0.32 for V gs À V th > 2:0 V). Even though there could be some controversies regarding the reasons of the correlation, this result is in agreement with the previous reports proposing that the correlation between S id and S ig should be proportional to I g =I d ratio. 7, 12) The relatively weak correlation observed in the thicker oxide device would be caused by its relatively smaller I g =I d ratios of 0.01-0.02 for V gs À V th > 2:0 V, even if S ig surpassed S id for high gate biases. These results indicate that the 1= f noise behavior in MOSFETs with a sub 1.5-nm-thick gate oxide could be degraded significantly, as the device operation time elapsed, because of the simultaneous increases in S ig (mainly from the increase in N ot ) and the degree of correlation between S id and S ig (from I g =I d increase). This suggests that the gate leakage current and/or oxide trap creation should be effectively suppressed to maintain a good 1= f noise behavior in MOSFETs with a sub 1.5-nm-thick gate oxide.
Conclusion
The influence of gate oxide thinning on 1= f noise in n-channel MOSFETs was investigated in terms of gate oxide reliability. A device with a 1.4-nm-thick gate oxide revealed a significant increase in S id after electrical stress because of the greatly increased S ig and its correlation with S id . However, a device with a thicker gate oxide (2.3 nm) showed a relatively negligible 1= f noise increase due to stress because of the reduced correlation between S ig and S id , in spite of the comparable S ig levels after stress. This observation indicates that the 1= f noise reliability issue and its modeling should become more and more complicated and important in future MOS technologies employing thinner gate oxides. 
